← Back to list ![]()
Registration: 30.07.2025
Faisal Saeed Awan
Specialization: Design Verification Engineer
Skills
Universal Verification Methodology
System Verilog
SoC verification
Debugging
Shell Scripting
Git
Bitbucket
SystemRDL 2.0
Functional Coverage
QuestaSim
Synopsis VCS
IP Verification
Visualizer
Work experience
Design Engineer
since 10.2022 - Till the present day |CoMira Solutions
D2D Interconnect, SystemRDL, UVM, FIFO RTL, ALU
Educational background
Electronics (Masters Degree)
2020 - 2023
Ghulam Ishaq Khan Institute of Engineering Sciences and technology
Industrial Electronics Engineering (Bachelor’s Degree)
2011 - 2015
Institute of Industrial Electronics Engineering (IIEE)
Languages
UrduNativeEnglishIntermediateHindiAdvanced